Home >

RISC-V CFU: The Nexus of Embedded Software and FPGAs

Mohammed Billoo - EOC 2025

RISC-V CFU: The Nexus of Embedded Software and FPGAs
Mohammed Billoo

RISC-V’s instruction set architecture (ISA) has enabled seasoned embedded software engineers to experiment with FPGAs since numerous open-source RISC-V cores can be flashed onto an FPGA. One of the exciting features of the RISC-V ISA is the Custom Function Unit (CFU), which enables a framework to support custom operations in hardware that is accessible from software. In this talk, Mohammed will demonstrate the process of interacting with a RISC-V CFU using embedded software.

M↓ MARKDOWN HELP
italicssurround text with
*asterisks*
boldsurround text with
**two asterisks**
hyperlink
[hyperlink](https://example.com)
or just a bare URL
code
surround text with
`backticks`
strikethroughsurround text with
~~two tilde characters~~
quote
prefix with
>

No comments or questions yet. Will you be the one who will break the ice?

OUR SPONSORS

OUR PARTNERS