Live Q&A - Compact Heterogenous Computing Platforms - presented by Alexopoulos Ilias

Login

Topic(s) Covered

FPGA Hardware Microcontroller Architecture

About Alexopoulos Ilias

Mr Alexopoulos Ilias received his B.S. degree from the Automation department of T.E.I. of Piraeus in Athens Greece in 1996 and his MS degree from Brunel University in 1999; now he is a PhD candidate at University of Nicosia. With more than 20 years of experience in embedded system design, product development and involved in numerous projects he gained experience in multiple domains in sensing, DC motors, prototyping, control systems, DSP, FPGAs, RF, Certifications, testing and system engineering. He is also an inventor with patents in US and EU, and recognition of work within companies and the open-source community. Currently developing low-cost heterogeneous embedded platform that consists of a two-chip solution with 32-bit microcontrollers and a tightly coupled FPGAs, with the relevant ecosystem of firmware and hardware to support rapid application development.

Home > On-Demand Archives > Q&A Sessions >

Live Q&A - Compact Heterogenous Computing Platforms

Alexopoulos Ilias - Watch Now - EOC 2022 - Duration: 20:57

Live Q&A - Compact Heterogenous Computing Platforms

Alexopoulos Ilias

Abstract Questions & Comments Chat Transcript

Live Q&A with Alexopoulos Ilias for the theatre talk titled Compact Heterogenous Computing Platforms

M↓ MARKDOWN HELP

italics	surround text with asterisks
bold	surround text with two asterisks
hyperlink	[hyperlink](https://example.com) or just a bare URL
code	surround text with `backticks`
~~strikethrough~~	surround text with ~~two tilde characters~~
quote	prefix with >

Upvotes Newest Oldest

No comments or questions yet. Will you be the one who will break the ice?

12:38:43	 From Rod Ramsay (US) : Are  you able to predict peripheral performance of you system - considering OS performance and bus competition? IE - do you simulate to estimate performance. Thanks!!
12:42:01	 From tcmichals : One of the biggest issue is convincing management to move to soft core processor on FPGA instead of using hard core processor.  Using soft core processor allows better to integrate HW/SW peripherals, thoughts?
12:44:03	 From Cole Wyant : With respect to timing closure on the FPGA side, what are some possible pitfalls with designing with an external MCU? What parameters in an MCU data sheet would be important? I assume it would depend on the type of interface between the FPGA and MCU.

OUR SPONSORS

OUR PARTNERS